Memory Hierarchy: Advanced Concepts

Prof. Cristina Silvano
Dipartimento di Elettronica, Informazione e Bioingegneria
Politecnico di Milano
email: cristina.silvano@polimi.it
Introduction

- Programmers want unlimited amounts of memory with low latency
- Fast memory technology is more expensive per bit than slower memory

**Solution: organize memory system into a hierarchy**
- Entire addressable memory space available in largest, slowest memory
- Incrementally smaller and faster memories, each containing a subset of the memory below it, proceed in steps up toward the processor

- Temporal and spatial locality insures that nearly all references can be found in smaller memories
  - Gives the illusion of a large, fast memory being presented to the processor
Improving Cache Performance

Average Memory Access Time:

$$\text{AMAT} = \text{Hit Time} + \text{Miss Rate} \times \text{Miss Penalty}$$

How to improve cache performance:

1. Reduce the miss rate
2. Reduce the miss penalty
3. Reduce the hit time

*Overall goal: Balancing fast hits and few misses*
Classifying Cache Misses: 3 Cs

- Three major categories of cache misses:
  - **Compulsory Misses**: cold start misses or first reference misses
  - **Capacity Misses**: can be reduced by increasing cache size
  - **Conflict Misses**: can be reduced by increasing cache size and/or associativity.
Classifying Cache Misses: 3 Cs

- **Compulsory**: The first access to a block is not in the cache, so the block must be loaded in the cache. Also called *cold start misses* or *first reference misses*. (Misses in even an infinite cache: Compulsory misses are independent of cache size)
Classifying Cache Misses: 3 Cs

- **Capacity**: If the cache cannot contain all the blocks needed during execution of a program, *capacity misses* will occur due to blocks being discarded and later retrieved.

  *(Capacity misses decrease as capacity increases)*
Classifying Cache Misses: 3 Cs

- **Conflict**: If block-placement strategy is set associative or direct mapped, conflict misses (in addition to compulsory & capacity misses) will occur because a block can be discarded and later retrieved if too many blocks map to its set. Also called collision misses or interference misses.

  (Conflict misses decrease as associativity increases: Fully associative placement avoids all conflict misses but full associativity is expensive in area)

- More recent, 4th “C”: **Coherence** - Misses caused by cache coherence in multi-processor architectures
How to reduce the miss rate
0. Reduce Misses via Larger Cache Size

- *Obvious way to reduce capacity misses: to increase cache capacity*

- Drawback: Longer hit time and higher area, power consumption and cost
1. Reduce Misses via Larger Block Size

![Graph showing miss rate vs block size for different block sizes: 16, 32, 64, 128, 256, 1K, 4K, 16K, 64K, 256K. The graph illustrates that larger block sizes generally reduce the miss rate.](image)
1. Reduce Misses via Larger Block Size

- Miss rate goes up if the block size is too large with respect to cache size
- Larger block size will reduce compulsory misses taking advantage of spatial locality
- Main drawbacks:
  - Larger blocks increase miss penalty
  - Larger blocks reduce the number of blocks so increase conflict misses (and even capacity misses) if the cache is small.
2. Reduce Misses via Higher Associativity

- Higher associativity decreases the conflict misses
- Main drawbacks of higher associativity:
  - It increases hit time due to the complexity
  - It requires more area and power consumption

2:1 Cache Rule:
- Miss Rate DM cache size $N \approx$ Miss Rate 2-way cache size $N/2$
Multibanked Caches to increase cache bandwidth

- Organize cache as independent banks to support simultaneous access
  - ARM Cortex-A8 supports 1-4 banks for L2
  - Intel i7 supports 4 banks for L1 and 8 banks for L2
- Interleave banks according to block address (sequential interleaving):

![Diagram of four-way interleaved cache banks using block addressing.](image)

*Figure 2.6* Four-way interleaved cache banks using block addressing. Assuming 64 bytes per blocks, each of these addresses would be multiplied by 64 to get byte addressing.
3. Reducing Misses (and miss penalty) via a “Victim Cache”

- How to combine fast hit time of direct mapped yet still avoid conflict misses?

- **Add buffer to place data discarded from cache** to better exploit temporal locality

- Victim cache is a small fully associative cache containing data discarded from cache

- Jouppi [1990]: 4-entry victim cache removed 20% to 95% of conflicts for a 4 KB direct mapped data cache

- Used in Alpha, HP machines

- AMD Athlon has 8-entry victim cache

- Victim cache reduces damage done by conflict misses
3. Reducing Misses via a “Victim Cache”

- CPU
- Cache
  - 4-entry Victim Cache
  - TAGS
  - DATA
  - Table:
    | Tag and Comparator | One Cache line of Data |
    | Tag and Comparator  | One Cache line of Data |
    | Tag and Comparator  | One Cache line of Data |
    | Tag and Comparator  | One Cache line of Data |

To Next Lower Level In Hierarchy
3. Reducing Misses via a “Victim Cache”

- Add buffer (victim cache) for recycling data discarded from cache
- Victim cache is a small fully associative cache containing data discarded from cache
- Victim cache placed between cache and its refilling path
- Victim cache is checked on a miss to see if it has the required data before going to lower-level memory
- If the block is found in victim cache, the victim block and the cache block are swapped
4. Reducing Misses via “Pseudo-Associativity” and Way Prediction

- How to combine fast hit time of direct mapped cache and have the lower conflict misses of 2-way set associative cache?

<table>
<thead>
<tr>
<th></th>
<th>Hit Time</th>
<th>Miss Penalty</th>
</tr>
</thead>
<tbody>
<tr>
<td>Regular Hit</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Fast Hit)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pseudo Hit</td>
<td>Pseudo Hit Time</td>
<td></td>
</tr>
<tr>
<td>(Slow Hit)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
4. Reducing Misses via “Pseudo-Associativity” and Way Prediction

- **Divide cache** (if direct mapped): on a miss, check other half of cache to see if there, if so have a *pseudo hit (slow hit)* otherwise go to the lower level of hierarchy

- **Way prediction** (if set associative) by extra bits to predict which of the two ways to try on the next cache access (predict the way to pre-set the mux)
  - If the way prediction is correct ⇒ Hit time
  - If not ⇒ *Pseudo hit time* and change the way predictor
  - Way prediction can also reduce power consumption
4. Reducing Misses via “Pseudo-Associativity” and Way Prediction

- Drawback: CPU pipeline is hard if hit takes 1 or 2 cycles
  - Better for caches not tied directly to processor (L2)
  - Used in MIPS R1000 L2 cache, similar in UltraSPARC
- The performance can degrade if many fast hit times become slow hit times
- For each set, it is important to indicate which block is the fast hit and which is the slow one
5. Reducing Misses by Hardware
Pre-fetching of Instructions & Data

- Basic idea: Pre-fetching instructions or data before they are requested by the processor
  - Pre-fetching can be done in cache or in an **external stream buffer**

- Instruction Pre-fetching:
  - Alpha 21064 fetches 2 blocks on a miss: requested block fetched in cache, while the extra block is placed in **“I-stream buffer”**
  - On miss, stream buffer to be checked
Hardware Instruction Prefetching

Instruction prefetch in Alpha AXP 21064

- Fetch two blocks on a miss; the requested block \((i)\) and the next consecutive block \((i+1)\)
- Requested block placed in cache, and next block in instruction stream buffer
- If miss in cache but hit in stream buffer, move stream buffer block into cache and prefetch next block \((i+2)\)
5. Reducing Misses by **Hardware**

**Pre-fetching of Instructions & Data**

- Data block pre-fetching by **“D-stream buffer”**
  - Jouppi [1990] 1 data stream buffer got 25% misses from 4KB cache; 4 streams got 43%
  - Palacharla & Kessler [1994] for scientific programs for 8 streams got 50% to 70% of misses from 2 64KB, 4-way set associative caches

- Pre-fetching relies on having extra memory bandwidth that can be used without penalty

- Drawback: If pre-fetching interferes with demand misses, it can lower performance
Hardware Pre-fetching

- Fetch two blocks on miss (include next sequential block)

Pentium 4 Pre-fetching
6. Reducing Misses by **Software**

**Pre-fetching Data**

- Compiler-controlled pre-fetching (the compiler can help in reducing useless pre-fetching): Compiler inserts pre-fetch instructions to request data before they are needed.

- Data Pre-fetch
  - Register Pre-fetch: Load data into register (HP PA-RISC loads).
  - Cache Pre-fetch: Load into cache (MIPS IV, PowerPC, SPARC v. 9).
  - Special pre-fetching instructions cannot cause faults; a form of speculative execution.

- Issuing pre-fetch instructions takes time (instr. Overhead)
  - Is cost of prefetch issues < savings in reduced misses?
  - Higher superscalar reduces difficulty of issue bandwidth.
7. Reducing Misses by Compiler Optimizations

- McFarling [1989] reduced caches misses by 75% on 8KB direct mapped cache, 4 byte blocks in software by using profiling information

- **Managing instructions:**
  - Reorder instructions in memory so as to reduce conflict misses
  - Profiling to look at instruction conflicts
7. Reducing Misses by Compiler Optimizations

**Managing Data**

- **Merging Arrays**: improve spatial locality by single array of compound elements vs. 2 arrays (to operate on data in the same cache block)

- **Loop Interchange**: improve spatial locality by changing loops nesting to access data in the order stored in memory (re-ordering maximizes re-use of data in a cache block)

- **Loop Fusion**: improve spatial locality by combining 2 independent loops that have same looping and some variables overlap

- **Blocking**: Improve temporal locality by accessing “blocks” of data repeatedly vs. going down whole columns or rows
Merging Arrays Example

/* Before: 2 sequential arrays */
int val[SIZE];
int key[SIZE];

/* After: 1 array of structures */
struct merge {
    int val;
    int key;
};
struct merge merged_array[SIZE];

Reducing conflicts between val & key; improve spatial locality
Loop Interchange Example

Swap nested loops to access memory in sequential order

/* Before */
for (k = 0; k < 100; k = k+1)
    for (j = 0; j < 100; j = j+1)
        for (i = 0; i < 5000; i = i+1)
            x[i][j] = 2 * x[i][j];

/* After */
for (k = 0; k < 100; k = k+1)
    for (i = 0; i < 5000; i = i+1)
        for (j = 0; j < 100; j = j+1)
            x[i][j] = 2 * x[i][j];

Sequential accesses instead of striding through memory every 100 words; improved spatial locality
Loop Fusion Example

/* Before */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
    a[i][j] = 1/b[i][j] * c[i][j];
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
    d[i][j] = a[i][j] + c[i][j];
/* After */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
  {  a[i][j] = 1/b[i][j] * c[i][j];
     d[i][j] = a[i][j] + c[i][j];}

2 misses per access to a & c vs. one miss per access; improve spatial locality
/* Before */
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1)
    {r = 0;
     for (k = 0; k < N; k = k+1){
      r = r + y[i][k]*z[k][j];}
     x[i][j] = r;
    };

- Two Inner Loops:
  - Read all NxN elements of z[]
  - Read N elements of 1 row of y[] repeatedly
  - Write N elements of 1 row of x[]
Blocking Example

- Blocking: instead of accessing entire rows or columns, subdivide matrices into blocks.
- Requires more memory accesses but improves locality of accesses.
- Capacity Misses a function of N & Cache Size:
  - \(3 \times N \times N \times 4\) => no capacity misses; otherwise ...
- Idea: compute on \(B \times B\) sub-matrix that fits in the cache: \(B\) is called the blocking factor.
Blocking Example

```c
/* After */
for (jj = 0; jj < N; jj = jj+B)
for (kk = 0; kk < N; kk = kk+B)
for (i = 0; i < N; i = i+1)
    for (j = jj; j < min(jj+B-1,N); j = j+1)
        {r = 0;
         for (k = kk; k < min(kk+B-1,N); k = k+1) {
            r = r + y[i][k]*z[k][j];};
        x[i][j] = x[i][j] + r;
    }
```

- B called **Blocking Factor**
- Capacity Misses from $2N^3 + N^2$ to $2N^3/B + N^2$
- Conflict Misses Too?
Reducing the Miss Rate:

0. Reduce Misses via Larger Cache Sizes
1. Reduce Misses via Larger Block Size
2. Reduce Misses via Higher Associativity
3. Reducing Misses via Victim Cache
4. Reducing Misses via Pseudo-Associativity & Way Prediction
5. Reducing Misses by HW Prefetching Instructions / Data
6. Reducing Misses by SW Prefetching Data
7. Reducing Misses by Compiler Optimizations
How to reduce the miss penalty
Improving Cache Performance

1. Reduce the miss rate,
2. **Reduce the miss penalty**, or
3. Reduce the time to hit in the cache

*Remember the danger of concentrating on just one parameter when evaluating performance: improvements in miss penalty can be just as beneficial as improvements in miss rate.*
1. Reducing Miss Penalty: Read Priority over Write on Miss

- **Basic idea: Giving higher priority to read misses over writes**

- Write buffer must be properly sized

- The approach can complicate the memory access because the write buffer might hold the updated value if a memory location needed on a read miss
1. Reducing Miss Penalty: Read Priority over Write on Miss
1. Reducing Miss Penalty: Read Priority over Write on Miss

- Write through with write buffers offer RAW conflicts with main memory reads on cache misses:

  1. If simply read miss to wait for write buffer is empty, this might increase read miss penalty (old MIPS 1000 by 50%)
  2. *Or* check write buffer contents on a read miss; if no conflicts, let the memory access continue sending the read before the write.
1. Reducing Miss Penalty: 
Read Priority over Write on Miss

- Write Back?
  - Read miss replacing dirty block
  - Normal: Write dirty block to memory, and then do the read
  - Instead copy the dirty block to a write buffer, then do the read miss, and then do the write
  - CPU stalls less since restarts as soon as do read
2. Reduce Miss Penalty:
Sub-block Placement

- Don’t have to load full block on a miss
- Have **valid bits** per **sub-block** to indicate valid
- (Originally invented to reduce tag storage)
3. Reduce Miss Penalty: Early Restart and Critical Word First

- Usually CPU needs just one word of the block
- Don’t wait for full block to be loaded before restarting CPU (by sending the requested missed word)

  - **Early restart**: Fetch the words in normal order from memory, but as soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution

  - **Critical Word First**: Request the missed word first from memory and send it to the CPU as soon as it arrives; let the CPU continue execution while filling the rest of the words in the cache block. Also called *wrapped fetch* and *requested word first*
3. Reduce Miss Penalty:
   Early Restart and Critical Word First

- Generally useful only for large blocks,
- Spatial locality a problem; tend to want next sequential word, so not clear if there is a benefit by early restart
- The benefits of this approach depend on the size of the cache block and the likelihood of another access to the portion of the block not yet been fetched
4. Reduce Miss Penalty: Non-blocking Caches to reduce stalls on misses

- **Non-blocking cache** (or lockup-free cache) allows data cache to continue to supply cache hits during a miss.
  - Requires out-of-order execution CPU: the CPU needs to do not stall on a cache miss (CPU can continue fetching instructions from I-cache while waiting for D-cache to return the missing data).
  - *This approach is a sort of “out-of-order” pipelined memory access*

- "**hit under miss**" reduces the effective miss penalty by working during miss instead of ignoring CPU requests.
4. Reduce Miss Penalty: Non-blocking Caches to reduce stalls on misses

- "hit under multiple miss" or "miss under miss" may further lower the effective miss penalty by overlapping multiple misses
  - Significantly increases the complexity of the cache controller as there can be multiple outstanding memory accesses
  - Requires multiple memory banks (otherwise cannot support) to serve multiple misses
- Pentium Pro allows 4 outstanding memory misses
4. Non-blocking Caches

- Allow hits before previous misses complete
  - “Hit under miss”
  - “Hit under multiple miss”
- L2 must support this
- In general, processors can hide L1 miss penalty but not L2 miss penalty
5. Miss Penalty Reduction: Second Level Cache

**Basic Idea: to introduce a second level cache**

- L1 cache small enough to match the fast CPU cycle time
- L2 cache large enough to capture many accesses that would go to main memory reducing the effective miss penalty

**More in general:**

- To introduce **multi-level** cache to reduce overall memory access time
5. Miss Penalty Reduction: Second Level Cache

- L2 Equations:

\[
AMAT = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times \text{Miss Penalty}_{L1}
\]

\[
\text{Miss Penalty}_{L1} = \text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2}
\]

\[
AMAT = \text{Hit Time}_{L1} + \text{Miss Rate}_{L1} \times (\text{Hit Time}_{L2} + \text{Miss Rate}_{L2} \times \text{Miss Penalty}_{L2})
\]
5. Miss Penalty Reduction: Second Level Cache

Definitions:

- **Local miss rate L2**: misses in this cache divided by the total number of memory accesses to this cache \((\text{Miss Rate}_{L2})\)

- **Global miss rate**: misses in this cache divided by the total number of memory accesses generated by the CPU \((\text{Miss Rate}_{L1} \times \text{Miss Rate}_{L2})\)

Global Miss Rate is what really matters: it indicates what fraction of the memory accesses from CPU go all the way to main memory.
Comparing Local and Global Miss Rates

- 32 KByte 1st level cache; Increasing 2nd level cache
- Global miss rate close to single level cache rate provided $L_2 >> L_1$
- Don’t use local miss rate
- $L_2$ not tied to CPU clock cycle!
  - **Speed of $L_1$ affects the CPU clock rate**
  - **Speed of $L_2$ only affects the miss penalty of $L_1$**
- Cost & AMAT
- Generally Fast Hit Times and fewer misses
- Since hits are few than is $L_1$, then emphasis on miss reduction for $L_2$
6. Miss Penalty Reduction: Merging Write Buffer

- When storing to a block that is already pending in the write buffer, update write buffer
- Reduces stalls due to full write buffer
- Write Buffer with four entries, where each entry holds four 64-bit words:

<table>
<thead>
<tr>
<th>Write address</th>
<th>V</th>
<th>V</th>
<th>V</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>1</td>
<td>Mem[100]</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>108</td>
<td>1</td>
<td>Mem[108]</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>116</td>
<td>1</td>
<td>Mem[116]</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>124</td>
<td>1</td>
<td>Mem[124]</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

No write buffering

<table>
<thead>
<tr>
<th>Write address</th>
<th>V</th>
<th>V</th>
<th>V</th>
<th>V</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Write buffering
Reducing Miss Penalty: Summary

- **Five techniques:**
  1. Read priority over write on miss
  2. Sub-block placement
  3. Early Restart and Critical Word First on miss
  4. Non-blocking Caches (Hit under Miss, Miss under Miss)
  5. Second Level Cache
  6. Merging Write Buffer
     
     *(Victim cache)*

- The second level cache concept can be applied recursively to introduce **multi-level caches**
## Cache Optimization Summary

<table>
<thead>
<tr>
<th>Technique</th>
<th>MR</th>
<th>MP</th>
<th>HT</th>
<th>Complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Larger Block Size</td>
<td>+</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Higher Associativity</td>
<td>+</td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Victim Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Pseudo-Associative Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>HW Prefetching of Instr/Data</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Compiler Controlled Prefetching</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Compiler Reduce Misses</td>
<td>+</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Priority to Read Misses</td>
<td></td>
<td>+</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Subblock Placement</td>
<td>+</td>
<td>+</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Early Restart &amp; Critical Word 1st</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Non-Blocking Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Second Level Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
</tbody>
</table>
How to reduce the hit time
Improving Cache Performance

1. Reduce the miss rate,
2. Reduce the miss penalty
3. Reduce the hit time

Very important: The speed of L1 (hit time) affects the CPU clock rate
1. Fast Hit times via Small and Simple L1 Caches

- Why Alpha 21164 has 8KB Instruction and 8KB data cache + 96KB second level cache?
  - Small data cache and clock rate
- Direct Mapped, small and simple on chip L1 cache
  - Critical timing path:
    - addressing tag memory, then
    - comparing tags, then
    - selecting correct set
  - Direct-mapped caches can overlap tag compare and transmission of data
- Lower associativity reduces power because fewer cache lines are accessed
L1 Size and Associativity

Access time vs. size and associativity

Copyright © 2012, Elsevier Inc. All rights reserved.
L1 Size and Associativity

Energy per read vs. size and associativity

Copyright © 2012, Elsevier Inc. All rights reserved.
2. Fast hits by Avoiding Address Translation

- Send virtual address to cache? Called *Virtually Addressed Cache* or just *Virtual Cache* vs. *Physical Cache*
  - Every time process is switched logically must flush the cache; otherwise get false hits
    - Cost is time to flush + “compulsory” misses from empty cache
  - Dealing with *aliases* (sometimes called *synonyms*); Two different virtual addresses map to same physical address
  - I/O must interact with cache, so need virtual address
2. Fast hits by Avoiding Address Translation

- Solution to aliases
  - HW guarantees that every cache block has unique physical address
  - SW guarantee: lower n bits must have same address; as long as covers index field & direct mapped, they must be unique; called *page coloring*

- Solution to cache flush
  - Add *process identifier tag* that identifies process as well as address within process: can’t get a hit if wrong process
2. Fast hits by Avoiding Address Translation

- **Basic Idea:**
  Avoiding virtual address translation during indexing of cache

- **Index with Physical Portion of Virtual Address**
  If index is physical part of address, can start tag access in parallel with translation so that can compare to physical tag

  This approach limits cache size to page size: what if want bigger caches and uses same trick?
  - Higher associativity moves barrier to right
  - Page coloring
Physically vs Virtually Addressed Caches

Physically Addressed Cache
Conventional Organization

Virtually Addressed Cache
Translate only on miss
Synonym Problem

Virtually Indexed & Physically Tagged
Overlap cache access with VA translation:
requires $ index to remain invariant across translation
3. Fast Hit Times Via Pipelined Writes

- **Basic idea:** To pipeline Tag Check and Update Cache Data as separate stages: current write tag check & previous write cache update
- Only STORES in the pipeline; empty during a miss
- The “**Delayed Write Buffer**”; must be checked on reads; either complete write or read from buffer
Pipelining Cache Access

- Pipeline cache access to improve bandwidth
  - Examples:
    - Pentium: 1 cycle
    - Pentium Pro – Pentium III: 2 cycles
    - Pentium 4 – Core i7: 4 cycles

- Increases branch misprediction penalty
- Makes it easier to increase associativity
4. Fast Writes on Misses Via Small Sub-blocks

- If most writes are 1 word, sub-block size is 1 word, & write through then always write sub-block & tag immediately
  - **Tag match and valid bit already set**: Writing the block was proper, & nothing lost by setting valid bit on again.
  - **Tag match and valid bit not set**: The tag match means that this is the proper block; writing the data into the sub-block makes it appropriate to turn the valid bit on.
  - **Tag mismatch**: This is a miss and will modify the data portion of the block. Since write-through cache, no harm was done; memory still has an up-to-date copy of the old value. Only the tag to the address of the write and the valid bits of the other sub-block need be changed because the valid bit for this sub-block has already been set.
- Doesn’t work with write back due to last case
## Cache Optimization Summary

<table>
<thead>
<tr>
<th>Technique</th>
<th>Miss Rate</th>
<th>Miss Penalty</th>
<th>Hit Time</th>
<th>Complexity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Larger Block Size</td>
<td>+</td>
<td>-</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Higher Associativity</td>
<td>+</td>
<td>-</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Victim Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Pseudo-Associative Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>HW Prefetching of Instr/Data</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Compiler Controlled Prefetching</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Compiler Reduce Misses</td>
<td>+</td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Priority to Read Misses</td>
<td>+</td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Subblock Placement</td>
<td>+</td>
<td>+</td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>Early Restart &amp; Critical Word 1st</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Non-Blocking Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td>Second Level Caches</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Small &amp; Simple Caches</td>
<td>-</td>
<td>+</td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Avoiding Address Translation</td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Pipelining Writes</td>
<td>+</td>
<td></td>
<td></td>
<td>1</td>
</tr>
</tbody>
</table>
### Summary

<table>
<thead>
<tr>
<th>Technique</th>
<th>Hit time</th>
<th>Bandwidth</th>
<th>Miss penalty</th>
<th>Miss rate</th>
<th>Power consumption</th>
<th>Hardware cost/complexity</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small and simple caches</td>
<td>+</td>
<td></td>
<td>-</td>
<td>+</td>
<td>0</td>
<td></td>
<td>Trivial; widely used</td>
</tr>
<tr>
<td>Way-predicting caches</td>
<td>+</td>
<td></td>
<td>+</td>
<td></td>
<td>1</td>
<td></td>
<td>Used in Pentium 4</td>
</tr>
<tr>
<td>Pipelined cache access</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>Widely used</td>
</tr>
<tr>
<td>Nonblocking caches</td>
<td>+</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td>Widely used</td>
</tr>
<tr>
<td>Banked caches</td>
<td>+</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>Used in L2 of both i7 and Cortex-A8</td>
</tr>
<tr>
<td>Critical word first and early restart</td>
<td></td>
<td>+</td>
<td></td>
<td></td>
<td>2</td>
<td></td>
<td>Widely used</td>
</tr>
<tr>
<td>Merging write buffer</td>
<td>+</td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td></td>
<td>Widely used with write through</td>
</tr>
<tr>
<td>Compiler techniques to reduce cache misses</td>
<td>+</td>
<td></td>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td>Software is a challenge, but many compilers handle common linear algebra calculations</td>
</tr>
<tr>
<td>Hardware prefetching of instructions and data</td>
<td>+</td>
<td>+</td>
<td>-</td>
<td></td>
<td>2 instr., 3 data</td>
<td></td>
<td>Most provide prefetch instructions; modern high-end processors also automatically prefetch in hardware.</td>
</tr>
<tr>
<td>Compiler-controlled prefetching</td>
<td>+</td>
<td>+</td>
<td></td>
<td></td>
<td>3</td>
<td></td>
<td>Needs nonblocking cache; possible instruction overhead; in many CPUs</td>
</tr>
</tbody>
</table>
References